Schottky Barrier Metal Oxide Semiconductor Field Effect Transistors (SB-MOSFETs) offer multiple advantages over typical Complementary Metal Oxide Semiconductor (CMOS)
device structures, particularly in the area of scalability [1] , however, they suffer a major challenge imposed by the requirement for a low Schottky barrier (< 0.15 eV) in order to exceed the performance of CMOS devices at room temperature [2] . For this reason their uptake has been limited, but interest remains in areas such as low power biomedical applications [3] , bio-sensing [4] and in particular, nano-devices [5] . In this letter we discuss and investigate advantages which arise at cryogenic temperature.
Recent advances in Si-based quantum electronics [6] demand development of components optimized for cryogenic operation in order to complement quantum components at the Si on-chip integration level. SB-MOSFET technology holds strong potential in this area because at cryogenic temperature (< 77 K) device carrier transport is dominated by FowlerNordheim tunneling, enabling Tunnel FET functionality [7] . This allows insensitivity to thermal fluctuations, enabling low-power/low-noise on-chip amplification for cryogenic Si quantum devices [8] or nano-scale switches integrated into superconducting devices, with the Schottky barrier preventing proximity effect [9] . Another potential application is replacement of spacers used to provide potential barriers in cryogenic nano-devices, which can act as unwanted sources of capacitance [10] .
All advantages offered at room temperature, are maintained at cryogenic temperature, such as reduced source/drain parasitic resistance, reduction of the off-state leakage current between source and drain, elimination of parasitic bipolar action, a lower thermal budget and fewer processing steps [1] . Furthermore, problems with off-state thermionic gate leakage induced by work function differences between gate electrode and source/drain electrodes are eliminated [11] .
In this work we report the fabrication, simulation and electrical characterization of an SB-MOSFET device at a fridge temperature as low as 10 mK. The self-aligned gate-electrode overlaps the source and drain and negates any requirement for side-wall spacers, differing from the typical "co-planar" Si-based design offered by self-aligning silicides [12] . Our design, shown in Fig. 1 , minimizes spacing between the device channel and Schottky barrier, also known as "underlap", which increases drive current [11] .
Two devices of different channel dimensions were investigated; Device 1, of nominal channel length 175 nm and width 245 nm (Fig. 1) , and Device 2, of nominal channel length The top Al layer was used to define the gate electrode to control the density of charge carriers in the semiconductor channel between source and drain. As shown in Fig. 1 , the top gate partially overlaps the bottom metal electrodes. Inter-layer electrical insulation was ensured by thermal oxidation of the bottom Al layer prior to deposition of the top gate [13] .
The few nm oxidation thickness determines the "underlap" of the device. Finally a 30 min thermal anneal at 400
• C was carried out in forming gas to improve the quality of the In a SB-MOSFET, transport is principally determined by the Schottky barrier height between the source/drain electrodes and the Si. An equivalent circuit diagram is shown in the inset of Fig. 1 , illustrating that when the device is in operation, current will effectively flow through two Schottky diodes in series, one of which is in reverse bias, while the other is in forward bias [16] . Depending on the source/drain bias polarity, one contact will operate in reverse mode, while the other one will be in the active mode. As a consequence, the transport of the device will be dominated by the reverse biased contact. Hence, at cryogenic temperatures (< 77 K), the current is dominated by tunneling, as carriers lack the thermal energy to overcome the reverse biased Schottky barrier [7] . Tunneling current is determined by the width of the tunneling barrier (δ) at the metal/Si Schottky interface, which is controlled by both the height of the Schottky barrier and the electric field in the Si, induced by both the top gate voltage (V T G ) and the source/drain voltage (V SD ) [17] .
An Al-Si Schottky contact formed in our device processing conditions, will have an expected barrier height of around 0.35 eV for holes (φ b,h ) and 0.75 eV for electrons at room temperature [18] , thus favoring p-MOS operation [1] . For this case, at cryogenic temperature, when V T G = 0 V, neither thermionic or tunneling charge transport across the Schottky barrier is possible. This is illustrated in Fig. 2 a) . As the V T G reaches the negative threshold voltage (V th ), the electric field in the silicon creates band-bending at the Schottky contact, such that the tunneling barrier at the reverse biased Schottky contact becomes narrow enough in width to enable hole transport, and the device switches on. This is illustrated in Fig. 2 b) . For a barrier height of 0.75 eV for electrons, the tunneling barrier may only be narrowed enough to enable electron transport under exceptionally high electric fields [19] .
In order to further understand charge transport in our device, the electric field of Device 1 was simulated using the commercial software Synopsis TCAD [20] for a range of experimental bias voltages, with an example cross section of a simulation shown in Fig. 2 c) . It was observed that the relevant field strengths in the Si were most significant in both the z and x direction; in the x-direction, directing holes from the source (V SD < 0) or drain (V SD > 0)
into the channel region, and in the z direction, directing holes from the source or drain into the Si. Hence the absolute magnitude of electric field in the Si (ξ) is shown in Fig. 2 c) for conditions where the device is expected to be ON (V T G = -2 V and V SD = +0.5 V), as shown in Fig. 2 b) , with tunnel current flow enabled at the reverse biased drain contact.
This was shown to be consistent with electrical measurements of Device 1 and 2.
For all electrical measurements, bias at the drain contact and gate electrode was varied while source was grounded at all times, as shown in Fig. 2 c) . It was confirmed that both Device 1 and 2 operated as p-MOS devices in the temperature range 10 mK to 4.4 K, switching on with a negative gate bias, as shown in Fig. 2 d) and e). Inset of Fig. 2 d) shows how device does not switch on for range of positive V T G tested. In Fig. 2 d) an asterisk marks the conditions for the simulation results shown in Fig. 2 c) . It can be noted that there is asymmetrical current behavior around V SD = 0 for both Device 1 and 2. This is because the dominant, reverse biased electrode, experiences an electric field which is heavily influenced by the difference between its reference voltage and the top gate voltage. Given that the source is always biased 0 V in reference to ground, with only the drain bias adjusted during measurement, as shown in Fig. 2 c) , the electric field at the drain is always stronger than the electric field at the source. Therefore the reverse biased drain will always actuate a higher current for any given magnitude of V SD , than that determined by the reverse biased source at the same magnitude of V SD .
The mechanism of charge transport was investigated via I-V curves in the temperature range 10 -50 K for Device 1 and 50 -1600 mK for Device 2; in both cases at a gate voltage of V T G = -2 V, with data shown for Device 1 in Fig. 3 . The gate voltage was chosen to ensure the device was on. Contact resistance (R C ) was calculated from these plots (left inset shows data points used) at each temperature (right inset) and for both devices by using Eq. 1 [17] .
(1)
Where I SD is the current. R C is almost constant as a function of temperature, which is a strong indicator that tunneling is the dominant form of carrier transport, as R C decreases with increasing temperature if dominated by thermionic emission [21] , and remains constant if dominated by tunneling [22] . It can be noted that the R C of Device 2 is larger than Device 1. It is probable that this is due to the effect of device processing conditions on the Al-Si interface. Similar devices having Al-Si contacts on degenerately doped n-type Si reported in the literature achieved much lower R C s than the ones of our devices [23] , however, this is to be expected as Si doping greatly reduces contact resistance. Furthermore, the step in the R C value observed for Device 2 at T ≈ 1 K might be related to the superconducting/normal transition in the Al leads [24] . It is possible to describe the tunneling current of our devices by Eq. 2 [25] .
Where J SD is current density, q is the charge on an electron,h is the reduced Planck constant and m l,h the effective hole mass for light holes (taken as a ratio of 0.16 of the electron mass [26, 27] ). ξ was estimated by Synopsis TCAD simulations for V T G = − 2 V and six experimental values of V SD as shown in Fig. 4 a) , and taken as the maximum field strength at a position beneath the edge of the drain contact for the case of V SD > 0, and beneath the edge of the source contact for the case of V SD < 0. Specifically at an x-position 1.5 nm from the Al/AlOx edge (beneath the Al), which was chosen as it was the closest position allowable by the simulation mesh, as it was assumed that the current will flow from the Al into the Si at a position close to the edge of the S/D contacts due to the higher resistance of the Si in comparison to Al. A linear interpolation/extrapolation of this data yielded all values of ξ used to determine J SD for direct comparison to measured data.
Synopsis TCAD simulates an ideal junction between Al-Si, therefore it is expected that the simulated values of ξ will be an overestimate of the true field in the devices, because non-abruptness has the effect of reducing the electric field at a tunnel junction [25] , and non-abruptness is expected for Al-Si interfaces [28] . This reduction in ξ will lead to a commensurate reduction in current. In order to account for the effects of non-abruptness, Eq. 2 was used to determine the current density of Device 1 for a Schottky barrier height for holes of 0.35 eV [18] for both the ideal case and with a series of constant offsets subtracted from ξ in the range 0.1 MV/cm to 1.0 MV/cm. This is shown in Fig. 4 b) . It can be seen how adjusting a constant range of ξ in magnitude, greatly affects the slope of the device current's response to V SD .
In order to make a direct comparison with the measured data of Device 1, knowing the true tunnel current area is difficult, due to uncertainty about local field disorder at the edges of the device contacts. However, upper and lower limits of the tunnel current area can be estimated, using the device channel area (2 x 245 nm) for the upper limit and assuming that tunneling only occurs at a point in each corner of a contact (1 x 1 nm) for the lower limit. The results for Device 1 taken at 50 K are included in Fig. 4 b) for comparison with the simulated data. It can be observed that it follows the predicted trend for a certain range of ξ offsets; around a 0.4 -0.5 MV/cm offset for the source, and around a 0.7 -0.8 MV/cm offset for the drain; values which may account for non-abruptness at the Al-Si device contacts. Furthermore, by using these offsets in conjunction with a range of barrier heights and Eq. 2, and by making comparison to the same experimental data of Fig. 4 b) , it was possible to confirm that the barrier height falls within the range of 0.3 -0.4 eV for this device. Characterizing abruptness at the Al-Si interface is of importance for emerging superconducting qubit technology [29] .
The presence of non-abrupt contacts is supported by the high sub-threshold swing of approximately 300 mV/dec for Device 1. One way to optimize this design and to obtain more atomically abrupt source/drain contacts would be by including a silicide layer in between the Al and Si, which would greatly improve sub-threshold swing and also enable a lower barrier height, giving better on/off current ratio [1] , but still allow the possibility of Al y O x growth for electrical isolation from the gate. Furthermore, by slightly modifying the lithographic design, we will be able to significantly reduce the overlap between the top gate and the metal electrodes (A = L overlap * W device ) to an easy achievable A = 50 nm * 50 nm [13, 14] .
A crude estimation of the circuit delay time [30] , t, for this optimized scenario, is in the low ns range [31] , in line to what is found in the literature for T-FETs [1, 2, 30] .
In conclusion, we have presented an SB-MOSFET compatible with CMOS and superconducting technology operated at cryogenic temperatures. Furthermore, we have demonstrated the operation of an SB-MOSFET with the gate overlapping the source/drain electrodes, and working at temperatures as low as 10 mK. We have provided simulation of the device electric field and shown that tunnel current can be predicted by Eq. 2 for SB-MOSFETs and give an indication of the effects of Al-Si interface abruptness. It is the belief of the authors that the basis for this device structure holds strong potential for on-chip integration with nano-scale cryogenic Si devices.
